

Apéndice B

**Hojas técnicas: LM555,
Driver IR4427, IRFP450**

HOJAS TECNICAS

LM555



February 2000

LM555
Timer

General Description

The LM555 is a highly stable device for generating accurate time delays or oscillations. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling voltages, and the output circuit can source or sink up to 200mA or drive TTL circuits.


Features

- Direct replacement for SE555/NE555
- Timing from microseconds through hours
- Operates in both astable and monostable modes
- Adjustable duty cycle
- Output can source or sink 200 mA
- Output and supply TTL compatible
- Temperature stability better than 0.005% per °C
- Normally on and normally off output
- Available in 8-pin MSOP package

Applications

- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation
- Pulse position modulation
- Linear ramp generator

Schematic Diagram



LM555

Connection Diagram



Ordering Information

Package	Part Number	Package Marking	Media Transport	MSC Drawing
8-Pin SOIC	LM555CN	LM555CN	Reel	NONE
	LM555DMX	LM555CN	2.5k Units Tape and Reel	
8-Pin MSOP	LM555CMM	255	1k Units Tape and Reel	MILW00A
	LM555CMMX	255	2.5k Units Tape and Reel	
8-Pin PDIP	LM555CN	LM555CN	Reel	NONE



Data Sheet No. PD60177-D

IR4426/IR4427/IR4428 (S)

DUAL LOW SIDE DRIVER

Features

- Gate drive supply range from 8 to 20V
- CMOS Schmitt-triggered inputs
- Matched propagation delay for both channels
- Outputs out of phase with inputs (IR4426)
- Outputs in phase with inputs (IR4427)
- OutputA out of phase with inputA and OutputB in phase with inputB (IR4428)


Descriptions

The IR4426/IR4427/IR4428 (S) is a low voltage, high speed power MOSFET and IGBT driver. Proprietary latch immune CMOS technologies enable rugged lead recessible construction. Logic inputs are compatible with standard CMOS or LSTTL outputs. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays between two channels are matched.


Product Summary

I_{O+}	1.5A / 1.5A
V_{OUT}	6V - 20V
$t_{on/off}$ (typ.)	85 & 65 ns

Packages



Block Diagram



www.irf.com

1

IR4426/IR4427/IR4428

ADVANCE INFORMATION

International
IR Rectifier

Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to GND. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units	
V _S	Fixed supply voltage	-0.3	25	V	
V _O	Output voltage	-0.3	V _S + 0.3		
V _{IN}	Logic input voltage	-0.3	V _S + 0.3		
P _D	Package power dissipation @ T _A ≤ +25°C	(8 Lead PDIP)	—	1.0	W
		(8 lead SOIC)	—	0.625	
R _{thJA}	Thermal resistance, junction to ambient	(8 lead PDIP)	—	125	°C/W
		(8 lead SOIC)	—	200	
T _J	Junction temperature	—	150	°C	
T _S	Storage temperature	-55	150		
T _L	Lead temperature (soldering, 10 seconds)	—	300		

Recommended Operating Conditions

The input/output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to GND.

Symbol	Definition	Min.	Max.	Units
V _S	Fixed supply voltage	6	20	V
V _O	Output voltage	0	V _S	
V _{IN}	Logic input voltage	0	V _S	
T _A	Ambient temperature	-40	125	°C

DC Electrical Characteristics

V_{BIAS} (V_S) = 15V, T_A = 25°C unless otherwise specified. The V_{IN} and I_{IN} parameters are referenced to GND and are applicable to input leads: INA and INB. The V_O and I_O parameters are referenced to GND and are applicable to the output leads: OUTA and OUTB.

Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
V _{IH}	Logic "0" input voltage (OUTA=LO, OUTB=LO) (IR4426)	2.7	—	—	V	
	Logic "1" input voltage (OUTA=HI, OUTB=HI) (IR4427)					
	Logic "0" input voltage (OUTA=LO), Logic "1" input voltage (OUTB=HI) (IR4428)					


International Rectifier

PD-9.458C

IRFP450

HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- Isolated Central Mounting Hole
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements



$$V_{DSS} = 500V$$


$$R_{DS(on)} = 0.40\Omega$$

$$I_D = 14A$$

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-247 package is preferred for commercial–industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because of its isolated mounting hole. It also provides greater creepage distance between pins to meet the requirements of most safety specifications.



Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10 V$	14	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10 V$	8.7	
I_{DM}	Pulsed Drain Current ①	56	
$P_D @ T_C = 25^\circ C$	Power Dissipation	190	W
	Linear Derating Factor	1.5	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy ②	760	mJ
I_{AR}	Avalanche Current ①	8.7	A
E_{AR}	Repetitive Avalanche Energy ①	19	mJ
dv/dt	Peak Diode Recovery dv/dt ③	3.5	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to +150	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1 N•m)	

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	—	0.65	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	—	0.24	—	
$R_{\theta JA}$	Junction-to-Ambient	—	—	40	

IRFP450



Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Parameter	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{DS(BR)}$	Drain-to-Source Breakdown Voltage	500	—	—	V	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$
$\Delta V_{DS(BR)}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.63	—	$W^\circ\text{C}$	Reference to 25°C , $I_D=1\text{mA}$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	0.40	Ω	$V_{GS}=10\text{V}$, $I_D=8.4\text{A}$ Ⓢ
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$
g_m	Forward Transconductance	9.3	—	—	S	$V_{DS}=50\text{V}$, $I_D=8.4\text{A}$ Ⓢ
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{GS}=500\text{V}$, $V_{DS}=0\text{V}$
		—	—	250	μA	$V_{DS}=400\text{V}$, $V_{GS}=0\text{V}$, $T_J=125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{DS}=20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100	nA	$V_{GS}=-20\text{V}$
Q_g	Total Gate Charge	—	—	150	nC	$I_D=14\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	20	nC	$V_{DS}=400\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	80	nC	$V_{DS}=10\text{V}$ See Fig. 6 and 13 Ⓢ
$t_{D(on)}$	Turn-On Delay Time	—	17	—	ns	$V_{DS}=250\text{V}$
t_r	Rise Time	—	47	—	ns	$I_D=14\text{A}$
$t_{D(off)}$	Turn-Off Delay Time	—	92	—	ns	$R_{\theta}=6.20^\circ\text{C/W}$
t_f	Fall Time	—	44	—	ns	$R_{\theta}=17^\circ\text{C/W}$ See Figure 10 Ⓢ
L_D	Internal Drain Inductance	—	5.0	—	nH	Between lead, 6 mm (0.25 in.) from package and center of die contact
L_S	Internal Source Inductance	—	13	—	nH	
C_{iss}	Input Capacitance	—	2600	—	pF	$V_{DS}=0\text{V}$
C_{oss}	Output Capacitance	—	720	—	pF	$V_{GS}=25\text{V}$
C_{riss}	Reverse Transfer Capacitance	—	340	—	pF	$f=1.0\text{MHz}$ See Figure 5

Source-Drain Ratings and Characteristics

Parameter	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	14	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) Ⓢ	—	—	56		
V_{SD}	Diode Forward Voltage	—	—	1.4	V	$T_J=25^\circ\text{C}$, $I_S=14\text{A}$, $V_{GS}=0\text{V}$ Ⓢ
t_{rr}	Reverse Recovery Time	—	540	810	ns	$T_J=25^\circ\text{C}$, $I_S=14\text{A}$
Q_{rr}	Reverse Recovery Charge	—	4.8	7.2	μC	$dI/dt=100\text{A}/\mu\text{s}$ Ⓢ
t_{on}	Forward Turn-On Time	intrinsic turn-on time is negligible (turn-on is dominated by L_D+L_S)				

