


Apéndice B. Hoja de Especificaciones del Contador de década CD4017.


March 1988

CD4017BM/CD4017BC Decade Counter/Divider with 10 Decoded Outputs

CD4022BM/CD4022BC Divide-by-8 Counter/Divider with 8 Decoded Outputs

General Description

The CD4017BM/CD4017BC is a 5-stage divide-by-10 Johnson counter with 10 decoded outputs and a carry out bit. The CD4022BM/CD4022BC is a 4-stage divide-by-8 Johnson counter with 8 decoded outputs and a carry-out bit. These counters are cleared to their zero count by a logical "1" on their reset line. These counters are advanced on the positive edge of the clock signal when the clock enable signal is in the logical "0" state.

The configuration of the CD4017BM/CD4017BC and CD4022BM/CD4022BC permits medium speed operation and assures a hazard free counting sequence. The 10/8 decoded outputs are normally in the logical "0" state and go to the logical "1" state only at their respective time slot. Each decoded output remains high for 1 full clock cycle. The carry-out signal completes a full cycle for every 10/8 clock input cycles and is used as a ripple carry signal to any succeeding stages.

Features


- Wide supply voltage range
- High noise immunity
- Low power
- TTL compatibility
- Medium speed operation
- Low power
- Fully static operation

3.0V to 15V
0.45 V_{DD} (typ.)
Fan out of 2 driving 74L
or 1 driving 74LS
5.0 MHz (typ.)
with 10V V_{DD}
10 μW (typ.)

Applications

- Automotive
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering


Connection Diagrams



CD4017B
Dual In-Line Package

Top View

TL/F/5950-1



CD4022B
Dual In-Line Package

Top View

TL/F/5950-2

Order Number CD4017B or CD4022B

CD4017BM/CD4017BC Decade Counter/Divider with 10 Decoded Outputs
 CD4022BM/CD4022BC Divide-by-8 Counter/Divider with 8 Decoded Outputs

AC Electrical Characteristics*						
T _A = 25°C, C _L = 50 pF, R _L = 200k, t _{CL} and t _{CDL} = 20 ns, unless otherwise specified						
Symbol	Parameter	Conditions	Min	Typ	Max	Units
RESET OPERATION						
t _{PHL, PLH}	Propagation Delay Time Carry Out Line	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		415 160 130	800 320 250	ns
	Carry Out Line	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V	C _L = 15 pF	240 85 70	480 170 140	ns
	Decode Out Lines	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		500 200 160	1000 400 320	ns
t _w	Minimum Reset Pulse Width	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V			200 70 55	400 140 110
t _{REM}	Minimum Reset Removal Time	V _{DD} = 5V		75	150	ns
		V _{DD} = 10V		30	60	ns
		V _{DD} = 15V		25	50	ns

*AC Parameters are guaranteed by DC correlated testing.

Timing Diagrams

CD4017B

TL # 5990-3