ANEXOS (HOJAS TÉCNICAS)

Anexos



April 2001

LM1881

Video Sync Separator


General Description

The LM1881 Video sync separator extracts timing information including composite and vertical sync, burst/back porch timing, and odd/even field information from standard negative going sync NTSC, PAL* and SECAM video signals with amplitude from 0.5V to 2V p-p. The integrated circuit is also capable of providing sync separation for non-standard, faster horizontal rate video signals. The vertical output is produced on the rising edge of the first serration in the vertical sync period. A default vertical output is produced after a time delay if the rising edge mentioned above does not occur within the externally set delay period, such as might be the case for a non-standard video signal.

Features

- AC coupled composite input signal
- >10 kΩ input resistance
- <10 mA power supply drain current
- Composite sync and vertical outputs
- Odd/even field output
- Burst gate/back porch output
- Horizontal scan rates to 150 kHz
- Edge triggered vertical output
- Default triggered vertical output for non-standard video signal (video games-home computers)

Connection Diagram



See NS Package Number M08A or N08E

*PAL in this datasheet refers to European broadcast TV standard *Phase Alternating Line*, and not to Programmable Array Logic.

© 2001 National Semiconductor Corporation

DS009150

www.national.com



September 1986 Revised March 2000

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

General Description

The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change together when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.

The outputs of the four master-slave flip-flops are triggered by a LOW-to-HIGH level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed while the other count input is held HIGH.

The counter is fully programmable; that is, each output may be preset to either level by entering the desired data at the inputs while the load input is LOW. The output will change independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

A clear input has been provided which, when taken to a high level, forces all outputs to the low level; independent of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive requirements of clock drivers, etc., required for long words.

These counters were designed to be cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up and down counting functions. The borrow output produces a pulse equal in width to the count down input when the counter underflows. Similarly, the carry output produces a pulse equal in width to the count down input when an overflow condition exists. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count down and count up inputs respectively of the succeeding counter.


Features

- Fully independent clear input
- Synchronous operation
- Cascading circuitry provided internally
- Individual preset each flip-flop

Ordering Code:

	Order Number	Package Number	Package Description	
-	DM74LS193M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150° Narrow Body	
	DM74LS193N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide	

Connection Diagram



@ 2000 Fairchild Semiconductor Corporation

DS006406

www.fairchildsemi.com



November 1983 Revised April 2002

CD4066BC Quad Bilateral Switch

General Description

The CD4066BC is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with CD4016BC, but has a much lower "ON" resistance, and "ON" resistance is relatively constant over the input-signal range.

Features

- Wide supply voltage range 3V to 15V
- High noise immunity 0.45 V_{DD} (typ.)
- Wide range of digital and ±7.5 V_{PEAK} analog switching
- "ON" resistance for 15V operation 80Ω
- Matched "ON" resistance ΔR_{ON} = 5Ω (typ.) over 15V signal input
- "ON" resistance flat over peak-to-peak signal range
- High "ON"/"OFF" 65 dB (typ.) output voltage ratio @ f_{is} = 10 kHz, R_L = 10 kΩ

- High degree linearity 0.1% distortion (typ.)
 High degree linearity @ f_{is} = 1 kHz, V_{is} = 5V_{p-p},
 High degree linearity V_{DD}-V_{SS} = 10V, R_L = 10 kΩ
- Extremely low "OFF" 0.1 nA (typ.) switch leakage: @ V_{DD}-V_{SS} = 10V, T_A = 25°C
- Extremely high control input impedance 10¹²Ω(typ.)
- Low crosstalk −50 dB (typ.) between switches @ f_{is} = 0.9 MHz, R_L = 1 kΩ
- Frequency response, switch "ON" 40 MHz (typ.)

Applications


- · Analog signal switching/multiplexing
 - Signal gating
 - Squelch control
 - Chopper
 - · Modulator/Demodulator
 - · Commutating switch
- · Digital signal switching/multiplexing
- CMOS logic implementation
- · Analog-to-digital/digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal-gain

Ordering Code:


	Order Number	Package Number	Package Description	
	CD4066BCM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow	
	CD4066BCSJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide	
1	CD4066BCN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300* Wide	

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram



Schematic Diagram



@ 2002 Fairchild Semiconductor Corporation

DS005665

www.fairchildsemi.com

SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SDLS021A, D3517, MAY 1990-REVISED AUGUST 1991


- Converts TTL-Voltage Levels to MOS Levels
- High Sink-Current Capability
- Input Clamping Diodes Simplify System Design
- Open-Collector Driver for Indicator Lamps and Relays
- Package Options Include "Small Outline" Packages, Ceramic Chip Carriers, and Standard and Ceramic 300-mil DIPs

description


These monolithic hex buffers/drivers feature high-voltage open-collector outputs to interface with high-level circuits or for driving high-current loads. They are also characterized for use as buffers for driving TTL inputs. The 'LS07 has a rated output voltage of 30 V and the 'LS17 has a rated output voltage of 15 V. The maximum sink current is 30 mA for the SN54LS07 and 40 mA for the SN74LS07 and SN74LS17.

These circuits are compatible with most TTL families. Inputs are diode-clamped to minimize transmission-line effects, which simplifies design. Typical power dissipation is 140 mW and average propagation delay time is 12 ns.

SN54LS07...J PACKAGE SN74LS07, SN74LS17...D OR N PACKAGE (TOP VIEW)



SN54LS07 . . . FK PACKAGE (T0P VIEW)



NC - No internal connection

The SN54LS07 is characterized over the full military temperature range of –55°C to 125°C. The SN74LS07 and SN74LS17 are characterized for operation from 0°C to 70°C.


logic symbol[†]

1A 1	D 0	2 1Y
2A 3	, <u> </u>	4 2Y
3A _5		6 3Y
4A 9		8 4Y
5A 11		10 5Y
6A 13		12 6Y
6А —		61

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

logic diagram (positive logic)





PIC16F87X

28/40-Pin 8-Bit CMOS FLASH Microcontrollers


Devices Included in this Data Sheet:

- PIG16F873
- DICHRERNS
- PIC18F974
- PIC18FB77

Migrocontroller Core Features:

- High performance RISC CPU
- Dnly 35 single word instructions to learn
- All single cycle instructions except for program branches which are two cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- Up to SK x 14 words of FLASH Program Memory, Up to 36 B x 8 bytes of Data Memory [RAM]
 Up to 25 6 x 8 bytes of EEPROM Data Memory
- Pinout compatible to the PIC18CT3B/T4B/T8/T7
- Interrupt capability (up to 14 sources)
- Eight level deep hardware stack
- Direct, incirect and relative addressing modes.
- Power-on Report (PDR)
- Power-up Timer (PIWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own cn-chip RC oscillator for reliable operation
- Programmable code protection
- Power saving SLEEP mode
- Belectable oscillator options:
- Low power, high speed CWOS FLASH/EEPROM technology
- Fully static design.
- In-Circuit Serial Programming** (ICSP) via two ries.
- Bingle 6V In-Circuit Berial Programming capability.
- In-Circuit Debugging via teo pins
- Processor read/serbs access to program memory.
- Wide operating voltage range: 2.0V to 5.5V
- High SinksSource Current: 25 mA
- Commercial, Inclustrial and Extended temperature ranges
- Loss-posser consumption:
 - 40.6 mA typical (2) 3V, 4 MHz
 - 20 pA typical @ 3V, 32 kHz
 - ≤1 μAtypical standby current

Pin Diagram



Peripheral Features:

- Timer0: 8-bit 6 mericounter with 8-bit presculer
- Timer1: 18-bit timer/counter with prescaler, can be incremented during SLEEP via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, presculer and postsoner
- Two Capture, Compare, PWM modules
 - Capture is 18-bit, max, resolution is 12.5 ns.
 - Compare is 18-bit, max, resolution is 200 ns.
 - PWM max. resolution is 10-bit.
- 10-bit multi-channel Analog-to-Digital converter
- Synchronous Serial Port (SSP) with SPI^{**} [Master mode) and PC^{**} (Master Slave)
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI) with 9-bit address detection
- Parallel Slave Port (PSP) 8-bits wide, with external RD, WR and GS controls (40/44-pin only)
- Brown-out detection circuitry for Brown-out Reset (BOR)